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ABSTRACT 
Radial pn junctions are of interest in photovoltaics be­
cause of their potential to reduce the materials costs asso­
ciated with cell fabrication. However, devices fabricated to 
date based on Au-catalyzed vapor-liquid-solid growth have 
suffered from low open-circuit voltages (to our knowledge 
the highest reports are 260 mV in the solid state and 389 
mV in solid-liquid junctions). Herein we report on the po­
tential of low-cost catalysts such as Cu and Ni to fabricate 
Si wire arrays with potentially higher minority-carrier life­
times than is possible with a Au catalyst, as well as on the 
use of reactive ion etching to fabricate high-purity analogs 
to vapor-liquid-solid grown arrays. 
INTRODUCTION 
We have previously reported on the potential of radial 
pn junction wire array solar cells, that is, cells which con­
sist of a dense array of semiconducting wires where each 
wire has a pn junction in the radial direction (Fig. 1), to 
reduce the materials costs associated with photovoltaic 
(PV) device fabrication [1,2]. Recently, PV devices based 
on Si nanowires with radial pn junctions have been dem­
onstrated experimentally, both at the single-wire [3], and at 
the large-area [4] level. Also, semiconductor-liquid junc­
tions based on large-area wire arrays have been reported 
[5,6]. In all cases, the wires were grown by the vapor­
liquid-solid (VLS) process [7], using Au as the catalyst. 
While these results are impressive, the open-circuit volt­
ages (VoeS) reported in each case (up to 260 mV, 130 mV, 
389 mV, and 230 mV respectively) are relatively low for Si 
devices, possibly implying a trap density near the junction 
that is too high to allow for high-quality devices. It would 
therefore be desirable to explore the geometrical effects 
on photovoltage of the radial pn junction geometry inde­
pendent of the effects of catalyst incorporation, as well as 
to explore the fabrication of wire arrays with catalysts less 
injurious to the properties of Si than Au is. 
Here we report on the fabrication of large area wire 
arrays using Ni and Cu catalysts that may be less detri­
mental to the PV properties of Si than Au is. We also re­
port on the solid state characterization of reactive ion 
etched (RIE) wire arrays that serve as a model analog to 
grown wire arrays, and provide insight into the effects of 
morphology on device performance without convolution 
with the effects of catalyst incorporation. 
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Fig. 1. Schematic and cross-section of the radial pn junc­
tion wire array cell. Light is incident on the top surface. 
The pn junction follows the contours of the high-aspect 
ratio wires, allowing for a cell that is optically thick (thick­
ness> - 1/a, where a is the absorption coefficient of the 
material), while ensuring that all minority carriers are less 
than a diffusion length (L) from the junction. 
BACKGROUND 
A key conclusion of our previous theoretical work [2] 
was that the radial pn junction geometry can accommo­
date practically arbitrarily low minority carrier diffusion 
lengths in the case where quasi-neutral region recombina­
tion is dominant over depletion region recombination (Le. 
recombination at the junction itself). This is because cur­
rent collection can remain high by tuning the wire radius to 
be less than a minority carrier diffusion length while volt­
age drops only rather mildly with increasing aspect ratio in 
this regime (-59 mV per factor of 10 increase in junction 
area at 25°C [8]). As trap density increases so that minor­
ity carrier diffusion lengths decrease, this condition re­
quires that the trap density in the depletion region remain 
fixed at a level that prevents depletion region recombina­
tion from dominating. However, if depletion region trap 
density is set equal to the quasi-neutral region trap density 
and overall trap density is increased, our previous work 
predicts that there is a critical trap density and wire aspect 
ratio at which depletion region recombination begins to 
dominate. As trap density and/or aspect ratio is increased 
beyond this value, Voc drops much more rapidly. Our pre­
vious work predicted that this transition occurs for Si at 
quasi-neutral region diffusion lengths of -10 !-1m, or, equi­
valently, lifetimes of -100 ns, or, assuming the trappin~ 
characteristic of Au impurities, a trap density of _10 15 cm- . 
This potentially limits the effectiveness of the radial pn 
junction geometry in that it may set a lower limit on mate­
rial quality, albeit a more forgiving one than is set by a 
planar geometry in the absence of very effective light trap­
ping. 
We have previously reported on a technique for the 
fabrication of high-fidelity arrays of Si wires with diameters 
of 2-3 IJm and lengths of up to hundreds of IJm [9). We 
have also reported on the single-wire optoelectronic [10] 
and chemical [11] characterization of these wires. One 
conclusion of the former work was that minority hole diffu­
sion lengths are -2 IJm in as-grown, Au-catalyzed Si wires, 
grown by VLS with SiCI4 at 1000 °c. This is consistent with 
the latter work, which saw, by taking secondary ion mass 
spectra of individual wires, Au concentrations of -1.6 x 
10 16 cm- 3 inside the "bulk" of each wire (surface concentra­
tions were higher). This is also consistent with the notion 
that the vapor-liquid-solid (VLS) catalyst is being incorpo­
rated into the growing crystal at its solubility limit at the 
growth temperature [12], at least for wires of the size scale 
considered here, and under our growth conditions. 
As stated above, we expect that Au concentrations 
this high will lead to degradation of Voc in addition to purely 
geometrical effects, and therefore additional loss in overall 
device performance. The use of alternative catalysts may 
allow for the VLS growth of higher-quality Si than is possi­
ble with a Au catalyst. The bulk solubility of Cu and Ni at 
our growth temperature (1000 0c) have been reported as 
-3 x 10 17 cm- 3 and -1 x 10 17 cm- 3, respectively [12,13], 
which for the case of Cu at least is slightly below the con­
centration at which impurities have been seen to degrade 
solar cell performance [14). Also, both elements are far 
more diffusive in Si than is Au [15], which lends them pos­
sibly to be more easily gettered [16). Finally, Si with large 
diffusion lengths (> 30 IJm) has been grown directly from a 
Si-Cu melt by liquid phase epitaxy at temperatures similar 
to our growth temperatures, and high-performance PV 
devices fabricated from this material [17]. However, both 
Ni and Cu can both form silicides with Si which can poten­
tially significantly degrade material quality [18], and so 
stricter processing control may be required in attempting 
VLS growth with these catalysts. 
EXPERIMENTAL 
High-fidelity wire arrays were grown from evaporated 
Cu (Fig. 2a) and Ni (Fig. 2b) catalysts by a method de­
scribed previously [9). As previously reported, wire arrays 
were grown by photolithographically patterning S1813 
photoresist on an oxide covered Si(111) wafer, then ex­
posing it for 4 min to buffered HF, followed by thermal 
evaporation of 300 nm of Cu or Ni and lift-off of the resist. 
The oxide buffer layer was found to be critical to isolate 
the regions of metal catalyst and prevent ripening during 
the early stages of the VLS growth process. During Ni 
evaporation, a low temperature sample stage was required 
to prevent strain in the Ni film from damaging the photore­
sist film. This procedure produced a square array of 3 IJm 
diameter catalyst islands with a center-to-center distance 
of 7 IJm, as defined by the photolithography. 
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Fig. 2. Examples of Si wire arrays fabrication (a) by VLS, 
using a Cu catalyst, (b) by VLS, using a Ni catalyst, and 
(c) by RIE. The scale bar is 20 IJm in each case. 
Samples were then annealed in a tube furnace at 1000 DC 
for 20 min under H2 at a flow rate of 1000 seem, followed 
by wire growth at the same temperature under H2 and 
SiCI4, at flow rates of 1000 and 20 seem, respectively. All 
of this was done at atmospheric pressure. The resulting 
material consisted of vertically oriented, crystalline Si wires 
that were 1.5 - 2.0 IJm in diameter, greater than 70 IJm in 
length, and spaced on the substrate with a 7 !-1m center-to­
center pitch. 
To date, efforts to fabricate solid-state PV devices 
from Cu- and Ni-catalyzed wire arrays have suffered from 
fabrication difficulties, primarily associated with macro­
scopic shunting. However, we see no fundamental barrier 
to achieving this, and this will be the subject of a future 
publication. In order to more easily fabricate devices, as 
well as to probe the geometrical effects associated with 
this device design free from the convoluting effects of 
catalyst incorporation, we have pursued RIE [19] as a 
means to fabricate analogous wire arrays. 
N-type, P-doped Si(100) wafers of 2-8 0 cm resistivity 
were first cleaned in acetone, isopropanol, and methanol, 
followed by a deionized (18 MO cm) (01) H20 rinse. Wa­
fers were then soaked in buffered HF acid for 2 mins and 
then dried in an oven at 125°C for 10 mins. Samples were 
spin-coated with AZ-5214E photoresist at 6000 RPM, 
baked at 95°C, and patterned photolithographically, fol­
lowed by another 95°C bake. These patterned samples 
were then introduced to a plasma-enhanced chemical va­
por deposition (PECVO) chamber for deposition of an Si02 
etch mask. The oxide was deposited at a temperature T = 
135°C for 9-10 mins at a SiH4 flow rate of 450 seem, N20 
flow rate of 750 seem, a total pressure P of 1 Torr, and an 
RF power of 15 W, leading to an Si02 deposition rate of-
65 nm/min. Si etching was then performed using a SFs 
etchant. This was done at T = -110°C, SFs flow rate of 70 
sccm, 02 flow rate of 6 seem, and P = 10 mTorr. The in­
ductively coupled plasma (ICP) power was 900 W at 56 
MHz, with a forward power of 8W, leading to an etch rate 
of 1.9-2.0 !-Im/min. The etching was done in 15 min incre­
ments with 10 min pumpdown in between, in order to pre­
vent trapping of the etchant gas andlor reaction products 
within the bottoms of the etched structures. 
In this way, wire arrays of a fixed packing fraction of 
22.7% were fabricated. Four different wire diameters, 5 
!-1m, 10 !-1m, 20 !-1m, and 50 !-1m, were considered, with pitch 
equal to twice the wire diameter, in a close-packed hex­
agonal arrangement. After array fabrication, samples were 
etched for 1 hour in piranha solution (3:1 H2S04:H202 by 
volume) at room temperature, in order to remove bonding 
grease used for sample mounting in the RIE process. Any 
oxide was then removed in buffered HF. Sample were 
then oxidized at 850°C for 1.5 hours in N2 bubbled 
through near-boiling, 01 H20 at 3 liters per minute (Ipm) 
flow rate. Oxide on the front (device) surface was then 
removed with buffered HF. Samples were then annealed 
at 400°C for 30 mins, under forming gas (5% H2 in N2%) 
at 5 Ipm. The front surface of the samples were then 
doped p-type by stacking parallel to BN diffusion wafers 
(BN-975, Saint-Gobain Ceramics), introducing to a tube 
furnace at 750°C, ramping up to 950 °C, holding at 950°C 
for 40 mins, and then ramping back down, all under N2 at 
5 Ipm. The front surface was then exposed to buffered HF 
for 2 mins. This was followed by a low temperature 
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Fig. 3. Effect of increased junction area on Voc. In this 
case we see a 61 mV loss of Voc per decade increase in 
junction area, close to the 59 mV decrease per decade 
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Fig. 4. J-V curve for measured 5 !-1m-diameter wire array. 
Efficiency = 5.7%, Voc = 505 mV, J sc = 19.7 mAlcm 2, FF = 
57.7 %, total cell area 12.9 mm2, wire array area 4 mm2. 
oxidation at 750°C for 20 mins, under 02 at 5 Ipm. Finally, 
oxide was removed from the entirety of the samples with 
buffered HF, and contact was made to the back surface by 
immediately rubbing Galin onto the back of the sample 
and the sample then bonded with Ag paste to a piece of 
stainless steel to which electrical contact could be made 
with a probe tip. Contact was made to the front surface 
with a spot of Galin and an electrical probe tip. 
Samples were then tested in the light (under AM1.50 
sunlight at 1 sun intensity, as calibrated with a BP Solar 
reference cell) and in the dark. This results in excitation of 
the wire array as well as the underlying Si and the adjoin­
ing planar regions. This limited our ability to increase the 
junction area to only a factor of -4. Nevertheless, initial 
results indicate a loss of Voc of approximately 61 mV per 
factor of ten increase in junction area (Fig. 3), as well as a 
decrease in fill factor (FF) as junction area increases. To 
verify that the wires were indeed contributing photocurrent 
to the device, we performed scanning photocurrent meas­
urements using an excitation wavelength of 650 nm (which 
has an absorption depth 1/a of -3 IJm), which showed that 
comparable photocurrent was generated in the wires and 
in the planar substrate (not shown). In the best device, 
with 50 IJm diameter wires, we observed an efficiency of 
6.7%, with Voc = 537 mV, J sc = 18.8 mAlcm 2 , and FF = 
66.1 % (not shown). For this sample, the total cell area was 
22.9 mm2 with a wire array area of 4 mm2. In all cases, Jsc 
was calculated by normalizing to the total cell area. Even 
in the case of relatively small wires of 5 IJm diameter, oc­
cup~ing a larger fraction of the sample (total cell area 12.9 
mm , wire array area 4 mm 2), we saw an efficiency of > 
5% and Voc > 500 mV (Fig. 4). 
CONCLUSIONS 
Radial pn junction wire arrays are a novel approach to 
the creation of efficient solar cells using low lifetime mate­
rials. To attain high efficiency in this new geometry it is 
essential that the depletion region trap density remain rela­
tively low. For Si with a homogeneous distribution of impu­
rities, we expect that minority carrier lifetimes of > 100 ns 
will be required. We have demonstrated the growth of 
high-fidelity VLS-grown Si wire arrays using Cu and Ni as 
catalysts. This is an important altemative to the more 
commonly used Au, both from an economic point of view, 
but also, we expect, in terms of the effect of the catalyst on 
the optoelectronic properties of the Si. To investigate any 
purely geometrical limitations to the radial pn junction ge­
ometry, we have explored the use of RIE to fabricate 
analogous PV cells. With these cells we observe a loss in 
Voc of 61 mV per decade increase in junction area. This 
supports the notion that losses in Voc associated with 
purely geometrical effects in the radial pn junction design 
should be tolerable in the pursuit of efficient devices. 
Future efforts will target the characterization of de­
vices wherein the Si absorber layer has been grown by 
VLS using Cu or Ni as the growth catalyst, as well as sub­
strate-free device measurements exploiting a technique 
we have developed for removing grown wire arrays from 
their growth substrates [20]. 
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